



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/039,707	11/09/2001	Ken Jaramillo	101950.00076	5641

7590 06/03/2004

Robert C. Klinger
Jackson Walker L.L.P.
2435 North Central Expressway, Suite 600
Richardson, TX 75080

EXAMINER

LEE, CHRISTOPHER E

ART UNIT	PAPER NUMBER
----------	--------------

2112

DATE MAILED: 06/03/2004

2

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/039,707

Applicant(s)

JARAMILLO ET AL.

Examiner

Christopher E. Lee

Art Unit

2112

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-19 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-19 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 09 November 2001 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. ____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date ____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date ____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: ____.

DETAILED ACTION

Specification

1. Applicant is reminded of the proper content of an abstract of the disclosure.

A patent abstract is a concise statement of the technical disclosure of the patent and should include that which is new in the art to which the invention pertains. If the patent is of a basic nature, the entire technical disclosure may be new in the art, and the abstract should be directed to the entire disclosure. If the patent is in the nature of an improvement in an old apparatus, process, product, or composition, the abstract should include the technical disclosure of the improvement. In certain patents, particularly those for compounds and compositions, wherein the process for making and/or the use thereof are not obvious, the abstract should set forth a process for making and/or use thereof. If the new technical disclosure involves modifications or alternatives, the abstract should mention by way of example the preferred modification or alternative.

The abstract should not refer to purported merits or speculative applications of the invention and should not compare the invention with the prior art.

Where applicable, the abstract should include the following:

- (1) if a machine or apparatus, its organization and operation;
- (2) if an article, its method of making;
- (3) if a chemical compound, its identity and use;
- (4) if a mixture, its ingredients;
- (5) if a process, the steps.

Extensive mechanical and design details of apparatus should not be given.

In this case, the abstract refers to purported merits, such that "Advantageously, the bridge (350) responds to the memory read multiple command differently than either the memory read or the memory read line command" on the specification, page 24, lines 14-16. See MPEP 608.01(b).

Drawings

2. This application has been filed with informal drawings which are acceptable for examination purposes only. Formal drawings will be required when the application is allowed.

3. Figure 2 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated in the Application, page 5, lines 11-12, and page 13, lines 17-18. See MPEP § 608.02(g). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Notice of Claim Renumbering under Rule 37 CFR 1.126

4. The numbering of claims is not in accordance with 37 CFR 1.126 which requires the original numbering of the claims to be preserved throughout the prosecution. When new claims are presented, they must be numbered consecutively beginning with the number next following the highest numbered claims previously presented (whether entered or not). Misnumbered claims 19 and 20 have been renumbered 18 and 19, respectively.

Duplicate Claim Warning

5. Applicant is advised that should claim 12 be found allowable, claim 14 will be objected to under 37 CFR 1.75 as being a substantial duplicate thereof. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

Claim Rejections - 35 USC § 112

6. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 13 is rejected under 35 U.S.C. 112, first paragraph, because the specification, while being enabling for using the memory read multiple command in an attempt by a SCSI disk controller 210 (initiator), which is coupled to a secondary PCI bus 215, to read large amounts of data from system memory 220 (target), which is coupled to primary PCI bus 240 via a host bridge 230 in Fig. 2 (See Application, page 13, line 19 through page 14, line 11), does not reasonably provide enablement for adapting the second bus, which is coupled to a target (i.e., system memory 220 of Fig. 2; See Claim 1, lines 4-6, in fact, the first bus should be coupled to the initiator, and the second bus should be coupled to the target), to support the SCSI disk controller as an initiator because the initiator should be coupled to the

first bus in light of the specification. The specification does not enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make/use the invention commensurate in scope with these claims. The Examiner doubt how the subject matter "SCSI disk controller" is adapted to the subject matter "the second bus" under the limitation "the bridge adapted to perform memory read, memory read line, and memory read multiple commands from the first to the second bus" (See Claim 1, lines 4-6). In other words, the subject matter "SCSI disk controller" could not be adapted to the subject matter "the second bus" since the SCSI disk controller is not a target, but an initiator in light of the specification (See Figs. 2 and 3). Therefore, the term "the second bus" could be considered as --the first bus -- since it is clearly defined in the specification for the purpose of the claim rejection based on a prior art.

7. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

8. Claim 3 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

The claim 3 recites the limitation "the amount of data prefetched by the memory read multiple command" in lines 1-2. There is insufficient antecedent basis for this limitation in the claim. Therefore, the term "the amount" in the limitation could be considered as --an amount-- since it is not clearly defined in the claims.

Claim Rejections - 35 USC § 102

9. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for

patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

10. Claims 1-4, 8, 9, 11-14 and 16-19 are rejected under 35 U.S.C. 102(e) as being anticipated by Peters et al. [US 6,636,927 B1; hereinafter Peters].

Referring to claim 1, Peters discloses a bridge apparatus (i.e., RAID Controller 206 in Fig. 2), comprising: a first bus (i.e., Secondary PCI bus 218 of Fig. 2) adapted to facilitate data transfer (See col. 7, lines 37-38); a second bus (i.e., Primary PCI bus 204 of Fig. 2) adapted to facilitate data transfer (See col. 5, lines 52-54); and a bridge (i.e., PCI-to-PCI Bridge 216 in Fig. 2) coupling said first bus to said second bus (See col. 6, lines 10-14), said bridge adapted to perform memory read, memory read line, and memory read multiple commands from said first bus to said second bus (See col. 10, lines 30-64), wherein said bridge (i.e., PCI-to-PCI Bridge) responds to said memory read multiple command differently than either said memory read or said memory read line command (See Fig. 6 and col. 9, lines 20-44; i.e., PCI-to-PCI Bridge responds to memory read multiple command with a fetch size in F2 field of a prefetch control register differently than either memory read with a fetch size in F0 field of the prefetch control register or memory read line command with a fetch size in F1 field of the prefetch control register).

Referring to claim 2, Peters teaches said memory read multiple command prefetches more data than said memory read command (See col. 9, lines 32-40; i.e., memory read multiple command prefetches multiple memory cache lines from a memory. However, memory read command prefetches only less than a cache line from the memory).

Referring to claim 3, Peters teaches said amount of data prefetched by said memory read multiple command is selectively variable in size (See col. 3, lines 45-57 and col. 9, lines 37-40; in fact, F2 field value, viz., amount of data prefetched, in prefetch control register 308 is selectively set variable in size by master device).

Referring to claim 4, Peters teaches said memory read multiple command prefetches more data than said memory read line command (See col. 9, lines 34-40; i.e., memory read multiple command prefetches multiple memory cache lines from a memory. However, memory read line command prefetches only one complete cache line from the memory).

Referring to claim 6, Peters teaches second bus (i.e., Primary PCI bus 204 of Fig. 2) has RAM memory (i.e., Main Memory (RAM) 214 of Fig. 2), wherein said bridge apparatus (i.e., RAID Controller 206 in Fig. 2) is adapted to perform memory read multiple command with said RAM memory (See col. 6, lines 31-47).

Referring to claims 8 and 9, Peters teaches said memory read multiple command utilizes at least 64 Dwords (See col. 9, lines 56-67; i.e., memory read multiple command utilizes a read prefetch buffers 702 in segment of which the size is 256 bytes, viz., 64 double words in Fig. 7).

Referring to claim 11, Peters teaches said first bus (i.e., Secondary PCI bus 218 of Fig. 2) is a PCI bus.

Referring to claims 12 and 14, Peters teaches said second bus (i.e., Primary PCI bus 204 of Fig. 2) is a PCI bus.

Referring to claim 13, Peters teaches said first bus (i.e., Secondary PCI bus 218 of Fig. 2) is adapted to support a SCSI disk controller (i.e., SCSI Adapters 220, 222 in Fig. 2).

Referring to claim 16, Peters discloses a method of operating (See Abstract and Fig. 5) a bridge (i.e., PCI-to-PCI Bridge 216 in Fig. 2) coupled between a first bus (i.e., Secondary PCI bus 218 of Fig. 2) and a second bus (i.e., Primary PCI bus 204 of Fig. 2; See col. 6, lines 10-14), comprising: initiating a read multiple command on said first bus (See col. 6, lines 37-43); said bridge passing said read multiple command to a target (i.e., selected slave device, e.g., Main Memory (RAM) 214 of Fig. 2) on said second bus (See col. 6, lines 43-47), wherein said bridge (i.e., PCI-to-PCI Bridge) also supports a memory read and a memory read line command (See col. 10, lines 30-64); and said bridge treating said read multiple

command differently than said memory read line command (See Fig. 6 and col. 9, lines 20-44; i.e., PCI-to-PCI Bridge treats read multiple command with a fetch size in F2 field of a prefetch control register differently than memory read line command with a fetch size in F1 field of the prefetch control register).

Referring to claim 17, Peters teaches said bridge (i.e., PCI-to-PCI Bridge 216 in Fig. 2) prefetches more data in response to said memory read multiple command than that prefetched in response to a memory read command (See col. 9, lines 32-40; i.e., memory read multiple command prefetches multiple memory cache lines from a memory. However, memory read command prefetches only less than a cache line from the memory).

Referring to claim 18, Peters discloses a controller (i.e., RAID Controller 206 in Fig. 2) adapted to prefetch data via a first bus (i.e., Secondary PCI bus 218 of Fig. 2) from a target (i.e., selected slave device, e.g., Main Memory (RAM) 214 of Fig. 2) on a second bus (i.e., Primary PCI bus 204 of Fig. 2; See col. 3, lines 31-57), comprising a circuit (i.e., PCI-to-PCI Bridge 216 in Fig. 2) adapted to respond to a memory read multiple command and a memory read line command (See col. 10, lines 30-64). However, the recitation in the claim “whereby the circuit prefetches more data from the target in response to the memory read multiple command than the memory read command” has not been given patentable weight because it has been held that the functional “whereby” statement does not define any structure and accordingly cannot serve to distinguish. *In re Mason*, 114 USPQ 127, 44 CCPA 937 (1957).

Referring to claim 19, Peters teaches said circuit (i.e., PCI-to-PCI Bridge 216 in Fig. 2) prefetches more data from said target (i.e., selected slave device, e.g., Main Memory (RAM) 214 of Fig. 2) in response to said memory read multiple command than said memory read line command (See col. 9, lines 34-40; i.e., memory read multiple command prefetches multiple memory cache lines from a memory. However, memory read line command prefetches only one complete cache line from the memory).

11. Claim 15 is rejected under 35 U.S.C. 102(b) as being anticipated by Corrigan et al. [US 5,983,306 A ; hereinafter Corrigan].

Referring to claim 15, Corrigan discloses a controller apparatus (i.e., Bridge Circuit in Fig. 1), comprising: a first bus (i.e., Secondary I/O Bus 3 of Fig. 2) adapted to facilitate data transfer (i.e., for data transferring between Secondary Bus Master 30 and PCI bus bridge 1 in Fig. 1); a second bus (i.e., Primary I/O Bus 4 of Fig. 2) adapted to facilitate data transfer (i.e., for data transferring between Primary Bus Slaves 40, 50, 60 and PCI bus bridge 1 in Fig. 1; See col. 5, lines 1-4); and a controller (i.e., PCI bus bridge 1 of Fig. 2) coupling said first bus to said second bus (See col. 4, line 67 through col. 5, line 1), said controller adapted to perform memory read, memory read line, and memory read multiple commands (See col. 3, lines 31-57) from said first bus (i.e., Secondary I/O Bus as an initiator) to said second bus (i.e., Primary I/O Bus as a target; See col. 5, lines 12-14).

Claim Rejections - 35 USC § 103

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

13. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary.

Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

14. Claims 5 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Peters [US 6,636,927 B1] as applied to claims 1-4, 8, 9, 11-14 and 16-19 above, and further in view of Applicants' Admitted Prior Art [hereinafter AAPA].

Referring to claim 5, Peters discloses all the limitations of the claim 5 except that does not expressly teach said second bus having cache memory, wherein said bridge apparatus performing said memory read multiple command with said cache memory.

AAPA discloses a conventional PCI to PCI bridge handling a memory read multiple command (Fig. 2), wherein a second bus (i.e., Primary PCI Bus 240 of Fig. 1) has cache memory (See page 9, lines 1-3; i.e., wherein in fact that memory read multiple cycles are used typically when a device is accessing Cache memory implies that a second bus has cache memory), and a bridge apparatus (i.e., PCI to PCI bridge 250 of Fig. 2) is adapted to perform memory read multiple command with said cache memory (See page 9, lines 1-2).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have coupled said Cache memory, as disclosed by AAPA, to said second bus, as disclosed by Peters, so as to offer much higher read performance for high end system (See AAPA, page 9, lines 11-13).

Referring to claim 7, Peters discloses all the limitations of the claim 7 including said bridge having a prefetch buffer (i.e., Upstream Prefetch Buffer 304 of Fig. 3), except that does not expressly teach said prefetch buffer is adapted to be flushed after a memory read multiple command by said first bus.

AAPA discloses a conventional PCI to PCI bridge handling a memory read multiple command (Fig. 2), wherein a bridge (i.e., PCI to PCI bridge 250 of Fig. 2) having a prefetch buffer (Prefetch Buffer 232 of Fig. 2), and said prefetch buffer is adapted to be flushed after a memory read multiple command by a first bus (i.e., Secondary PCI Bus 215 of Fig. 2; See page 14, lines 10-11).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said prefetch buffer, as disclosed by AAPA, in said bridge, as disclosed by Peters, so as to boost memory read performance when said bridge performs said memory read multiple command (See AAPA, page 14, lines 1-5 and page 10, lines 8-21).

15. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Peters [US 6,636,927 B1] as applied to claims 1-4, 8, 9, 11-14 and 16-19 above, and further in view of Bennett [US 6,510,475 B1].

Referring to claim 10, Peters discloses all the limitations of the claim 10 except that does not expressly teach that a prefetch size of a memory read multiple command is at least four times as large as said size of a memory read or memory read line command.

Bennett discloses a data fetching control mechanism (See Abstract and Fig. 2), wherein a bridge (i.e., P64H 140 of Fig. 1) including a data fetching control mechanism (i.e., CONTROL MEC 146 of Fig. 2), which sets up a prefetch size (e.g., row #8 in Fig. 4, Soft DT Request Length: pre-fetch 8 cache lines) of a memory read multiple command (i.e., cache line size 64 bytes, PCI freq. 66 Mhz, REQ64#-deasserted, and memory read multiple command) is at least four times as large as said size (i.e., row #7 in Fig. 4, Soft DT Request Length: pre-fetch 2 cache lines) of a memory read command (i.e., cache line size 64 bytes, PCI freq. 66 Mhz, REQ64#-deasserted, and memory read command). Refer to col. 7, line 1 through col. 8, line 11.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said data fetching control mechanism, as disclosed by Bell, in said bridge, as disclosed by Peters, so as to provide an efficient data fetching control mechanism which fetches optimized data from a memory subsystem on one side of said bridge (i.e., host bridge such as PCI-PCI bridge) for PCI devices on the other side of said bridge in accordance with characteristics of a particular request, such as a command type, a data width, a clock frequency and a cache line size (See Bennett, col. 2, lines 6-12).

Conclusion

16. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Bell [US 6,330,630 B1] discloses computer system having improved data transfer across a bus bridge.

Kelly et al. [US 6,357,013 B1] disclose circuit for setting computer system bus signals to predetermined states in low power mode.

Spear et al. [US 6,003,115 A] disclose method and apparatus for predictive loading of a cache.

Goodrum [US 5,987,539 A] discloses method and apparatus for flushing a bridge device read buffer.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher E. Lee whose telephone number is 703-305-5950. The examiner can normally be reached on 9:00am - 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H. Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Christopher E. Lee
Examiner
Art Unit 2112

cel/ 


Glenn A. Auve
Primary Patent Examiner
Technology Center 2100